Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Search - FPGA DDS

Search list

[VHDL-FPGA-Verilog] dds_good

Description: 采用DDS技术的波形发生器，FPGA实现。-The use of DDS technology waveform generator, FPGA realization.
Platform: | Size: 510976 | Author: | Hits:

[VHDL-FPGA-Verilog] ddswase

Description: dds信号发生器，可以产生任意频率的正弦波，发波和谐波.已经编译通过-dds signal generator, can generate any frequency of the sine wave, the waves and harmonics. has been compiled through
Platform: | Size: 2048 | Author: | Hits:

[VHDL-FPGA-Verilog] msp430_jtag_nios

Description: 将msp430与使用nios的fpga相连，将fpga作为msp430的jtag使用。其中用到了nios内的多种接口以及dma操作-The MSP430 with the use of the Nios FPGA connected to the FPGA as the MSP430 JTAG to use. Which used the Nios multiple interfaces and dma operation
Platform: | Size: 56320 | Author: danielmu | Hits:

[Other] DDSmsk

Description: 基于FPGA+DDS的MSK数字调制源设计 C语言控制DDS-Based on FPGA+ DDS of the MSK digital modulation source to control the design of C language DDS
Platform: | Size: 1024 | Author: 鹏鹏 | Hits:

[VHDL-FPGA-Verilog] dds_using_FPGA

Description: verilog编写基于fpga的DDS实现-Verilog prepared based on the FPGA to achieve the DDS
Platform: | Size: 448512 | Author: 宇天 | Hits:

[VHDL-FPGA-Verilog] ByteBlasterII

Description: 介绍ByteBlastrII(FPGA下载电路接口)的电路设计,按照电路图自己设计,已经试过,能用.好不容易找来的.Altera原装下载线卖1K多呢-Introduction ByteBlastrII (FPGA download circuit interface) circuit design, in accordance with circuit design, has been tried, can be used. Finally got the. Altera download original line does sell more than 1K
Platform: | Size: 122880 | Author: sun huaiming | Hits:

[VHDL-FPGA-Verilog] dds

Description: DDS正弦信号发生器 频率和相位连续可调。频率最大2M
Platform: | Size: 3072 | Author: dsf | Hits:

[VHDL-FPGA-Verilog] 20

Description: FPGA语音通信平台设计实例哦-FPGA platform for voice communications design example Oh
Platform: | Size: 55296 | Author: 王洪亮 | Hits:

[VHDL-FPGA-Verilog] 19

Description: FPGA信号调制通信系统设计实例-FPGA signal modulation communication system design example
Platform: | Size: 27648 | Author: 王洪亮 | Hits:

[Wavelet] DDS

Description: 利用EDA技术和FPGA在UP3开发板上实现直接数字频率综合器的设计。 实验中加入了相位控制字PWORD，用以控制相位偏移量的前四位，将相位偏移量加到ROM地址总线 上，从而引起从ROM中取得的正弦信号的偏移，实现移相信号发生器的移相功能。 实验中还加入了LCD显示功能，通过LCD显示模块器件，用LCD显示正弦信号的频率，所显示的频 率也是由频率字控制的。LCD的驱动原理同上次实验。-The use of EDA technology and FPGA development in the UP3 board direct digital frequency synthesizer design. Experiment by adding a phase control word PWORD, to control the phase offset of the top four will be added to the phase offset ROM address bus, thereby causing ROM obtained from the sinusoidal signal offset, shifted believe realize its phase-shifting function generator. Experiments have also joined the LCD display, LCD display module through the device, with LCD display the frequency of sinusoidal signal, as shown by the frequency of word frequency control. LCD driving principles with the previous experiment.
Platform: | Size: 1225728 | Author: Emma | Hits:

[SCM] DDS_chinese

Description: dds中文资料，从原理入手，交你如何去设计dds。-dds Chinese information, starting from the principle of paying you how to design dds.
Platform: | Size: 454656 | Author: cheng | Hits:

[SCM] dds-fw

Description: 使用MSP430控制AD9854产生任意信号-MSP430 to control the use of arbitrary signals generated AD9854
Platform: | Size: 394240 | Author: 徐龙 | Hits:

[SCM] Verilog

Description: DDS，FPGA产生，用verilog语言实现-DDS, FPGA generated using Verilog language
Platform: | Size: 25600 | Author: | Hits:

[VHDL-FPGA-Verilog] ddsyixiang

Description: dds数字移相信号发生器,功能齐全通过验证-dds digital shift Signal Generator, full-featured validated
Platform: | Size: 1720320 | Author: 刘明吉 | Hits:

[Software Engineering] DDS

Description: 基于DDS原理的正弦信号发生器。用VERILOG语言实现，功能强大。-DDS based on the principle of sinusoidal signal generator. Using Verilog language and powerful.
Platform: | Size: 558080 | Author: 毛华站 | Hits:

[VHDL-FPGA-Verilog] fpga-fpdpsk

Description: FSK/PSK调制顶层文件 ，正弦波模块 ，正弦波模块初始化文件 ，振幅调整及波形选择模块 ，频率显示值地址产生模块 ，频率步进键核心模块 ，弹跳消除电路-FSK/PSK modulation top-level documents, sine-wave modules, module initialization file sine wave, amplitude adjustment and waveform selection module, the frequency of the displayed value address generator module, the frequency of stepping key core modules, bouncing the elimination of circuit
Platform: | Size: 27648 | Author: libing | Hits:

[Embeded-SCM Develop] 200741691252

Description: dds源代码，vhdl程序，函数信号发生器。-dds source code, vhdl procedure, function signal generator.
Platform: | Size: 4096 | Author: 吴飞 | Hits:

[Other] dds

Description: 输出波形频率调整问题； 波形精度问题； 滤波问题； 多种指标输出（电压、电流、功率、相位）； 自身优点（任意波形发生器）。 -Output waveform of the frequency of adjustment problems waveform accuracy issues filtering problem a variety of indicators of output (voltage, current, power, phase) its own merits (arbitrary waveform generator).
Platform: | Size: 1024 | Author: cangqiong | Hits:

[DSP program] FPGAinDSP

Description: FPGA在高速数字信号处理系统中的应用.pdf-FPGA in the high-speed digital signal processing system. Pdf
Platform: | Size: 165888 | Author: enhom | Hits:

[VHDL-FPGA-Verilog] fpgaandmcuand25h20

Description: FPGA 和ＭＣＵ的并口通信　及ＭＣＵ和Ｅ２ＰＲＯＭ(FM25H20)SPI通信　　　 功能：ＦＰＧＡ对ＭＣＵ的写（ＦＰＧＡ发给ＭＣＵ的地址是写进Ｅ２ＰＲＯＭ的地址　，Ｅ２ＰＲＯＭ中的数据是　　　　　　ＦＰＧＡ发送的数据。） 　　　　ＦＰＧＡ对ＭＣＵ的读（ＦＰＧＡ读取它发给ＭＣＵ在Ｅ２ＰＲＯＭ中存取的数据） 　　　　程序和图见附件　　　恳请高手指导　　小弟急啊！-FPGA and MCU
Platform: | Size: 34816 | Author: 爱迪生法 | Hits:
« 1 2 3 4 56 7 8 9 10 ... 27 »

CodeBus www.codebus.net